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This project is to design a circuit which will guarantee stable operation at switching
frequencies, and any quasi-periodic or chaotic operation is regarded as being undesirable and
should be avoided. This project focuses in particular on the application of bifurcation theory
to parallel-input / parallel-output two-module current-programmed DC-DC converters.
Besides, this project describes the operation of Current Mode Controlled Parallel-Connected
Boost DC-DC Converters and basically defines chaos, bifurcation and quasi-periodic
distortion of the circuit by varying the reference current and comparing it with inductor
output current. Within specific ranges of reference current the circuit operates without any
distortion. The design includes the simulation of any bifurcation within the intended
operation range by using PSpice, Multisim and EWB software. The inductor current output
waveforms obtained and compared at different levels of reference currents. There are few
ways to improve the output waveforms such as connecting freewheeling diode with parallel
to inductor, using combination of triple input/triple output Current Mode Controlled
converter or just using parallel input/series output configuration. Parallel-input / parallel-
output are the most common configuration that can be used in current mode control DC-DC
converters. Simulation and calculation results shows that capacitor voltage ripple factor
reduced from 30% to 3%(actual) and output current ripple from 20% to 3%. Improvement in
this type of converter will open up new applications in datacommunication,
telecommunication, power-supply in PC and inside the notebook, industrial automation and
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CHAPTER 1
INTRODUCTION
Bifurcation theory is introduced into nonlinear dynamics by a French man named
Poincare. Bifurcation is used to indicate a qualitative change in features of the system,
such as the number and the type of solutions, under the variation of one or more
parameters on which the considered system depends.
This project uses reference current as variable parameter. Current Mode
Controlled (CMC) converter becomes unstable at certain operating conditions, which
causes unusual vibrations in the dc motor driving systems. Instability phenomena in
power electronic motor driving systems are investigated from the point of view of
bifurcation theory. It is known that CMC converter produces some kinds of bifurcations
at the output which effects stable operation of dc motor driving systems. This project
proposes method which makes it possible not only to determine instability regions of
system parameters but also to investigate qualitative properties of the instability
phenomena. These measurements and simulations can be done by using PSpice, EWB
and Multisim electronic software packages. These software packages help us to visualize
the performance and effect of the auxiliary circuit on converter systems.
The choice of whether to implement Current Mode Control (CMC) or Voltage
Mode Control (VMC) as the feedback control method in a boost dc-dc converter is based
on a number ofconsiderations. While the perceived advantage of CMC is better feedback
loop response, today high-frequency VMC converters closely rival their CMC
counterparts. Beside this CMC control to output gain is higher at low frequencies and has
a zero gain crossover frequency much higher than the VMC counterpart has. From a
signal path standpoint in VMC, a load current change must first have an effect on the
output voltage before the voltage amplifier can react and make acorrection. CMC on the
other hand sense a change in load current directly so the voltage amplifier does not need
1
to react in order for the loop to make a correction. This cause and then react approach
makes VMC slower to response than CMC with very high speed load transients. Because
of these significant points I prefer to work on CMC rather than VMC converters.
Applications of boost CMC DC-DC converters:
- To control dc motor
- To control fan drive
- To boost the current inside the notebook or in PC power supply
- In industrial Automation such as PLC
- Single solenoid controllers
- Dual solenoid drivers for proportional and directional valves.
These are just a few applications ofdc-dc boost converters but in real life it can be found
more than these.
1.2 Problem Statement
In Current Mode Controlled Parallel-Connected Boost DC-DC Converter was observed
to behave in a chaotic manner. Beside, this converter was encountered nonlinear
behaviors, such as subharmonics and a period-doubling route to chaos. At some reference
current levels, the output signal getting distorted and unstable. The design should have
been in subharmonics and/or chaotic-free operation mode. From this it will help us to
solve/improve stable operation performance of the output device that is connected to dc-
dc boost converter.
1.3 Objectives and Scope of Study
The final year project (FYP) at University Technology Petronas covers period of 30
weeks starting from July 2005 to May 2006. Final year project can be divided into two
phases, such as FYP 1 and FYP 2. The first phase requires working on research and
finding out alternative solutions on a purposed topic. Beside this, all output simulation
results of the project must be provided on this phase. Design implementation and final
simulation on printed circuit board will be conducted on second phase. Moreover, scope
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of work includes some improvement on working project by applying suitable theories
from Control Systems, Analogue Electronics and Power Electronics subjects.
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The modern nonlinear theory is used such as, bifurcation theory and chaos theory, to
analyze the two-module parallel-input / parallel-output boost DC-DC converter using
peak current-control. This topology is known as a boost converter since the output
voltage is higher than input. The converter circuits that are used in power electronics
systems to change the system voltages from one dc level to another dc level. These
devices normally operated at much higher frequencies than the line frequency, reaching
as high as a few hundred kilo-hertz. This is why such converter circuits are known as
high-frequency dc-to-dc switching converters or regulators.
The name "chaos theory" comes from the fact that the systems that the theory describes
are apparently disordered, but chaos theory is really about finding the underlying order in
apparently random data. The first true experimenter in chaos was ameteorologist, named
Edward Lorenz. In 1960, he was working on the problem ofweather prediction. He had a
computer set up, with a set of twelve equations to model the weather. It didn't predict the
weather itself However this computer program did theoretically predict what the weather
might be. One day in 1961, he wanted to see aparticular sequence again. To save time,
he started in the middle ofthe sequence, instead ofthe beginning. He entered the number
off his printout and left to let it run. When he came back an hour later, the sequence had
evolved differently. Instead of the same pattern as before, it diverged from the pattern,
ending up wildly different from the original. (See Figure 1.) Eventually he figured out
what happened. The computer stored the numbers to six decimal places in its memory. To
save paper, he only had it printed out three decimal places. In the original sequence, the
number was .506127, and he had only typed the first three digits, .506. [1]
T 2T 3T Eime(sec)
Figure 1: The difference between the start of these curves in only .000127[1]
From above information it is noticed that as soon as the periodpasses 3, the line breaks in
two. Instead of settling down to a single line value, it would jump between two different
values. Raising the reference current a little more causes it tojump between four different
values. As the parameter rose further, the line bifurcated (doubled) again. The
bifurcations came faster and faster until suddenly, chaos appeared. Past a certain increase
in reference current, it becomes impossible to predict the behavior of the equation.
However, upon closer inspection, it is possible to see white strips. Looking closer at these
strips reveals little windows of order, where the equation goes through the bifurcations
again before returning to chaos. This self-similarity, the fact that the graph has an exact
copy of itself hidden deep inside, came to be an important aspect of chaos. It will give an
ease to visualize the order and difference between chaos and bifurcation by looking at the
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Figure 2: Bifurcation diagramfor the quadratic map.fl]
Poincare used the term bifurcation to describe the "splitting" of asymptotic states of a
dynamical system. As we examine Figure 2, several different types of changes can be
occurred. These bifurcations should be analyzed and classified. At a bifurcation value,
the qualitative nature of the solution changes. It can change to, or from, an equilibrium,
periodic, or chaotic state. Itcan change from one type ofperiodic state to another or from
one type of chaotic state to another. [1]
According to authors (Professor Al-Mothafar, and Professor A. Natsheh), initial studies
on DC-DC converters' chaos and subharmonics instability were observed by Deane and
Hamill [2] and Chan and Tse [3]. Their works illustrate how chaos can occur in current-
programmed boost DC-DC converters operating in the continuous conduction mode.
Chaos was also studied for a voltage-mode PWM buck DC-DC switching converter
operating in the continuous conduction mode by Brockett and Wood [2], Deane and
Hamill [5] and Al-Fayyoumi [6].
In the aforementioned studies, the analyses were limited to a single boost converter. The
first the small signal and transient behavior of two-module parallel-input/series-output
DC-DC converters with mutually coupled inductor was investigated by Professor Al-
Mothafar but in his studies bifurcation analysis were not addressed.
The last study on parallel input/parallel output dc-to-dc converter was done by authors in
2002 (Professor Al-Mothafar, and Professor A. Natsheh). They could manage to find out
chaos, bifurcation and steady state regions of the system. Except the authors nobody
studied on parallel input/parallel output dc-dc converters. But on their work they did not
mention how to reduce or cancel the distortion on boost converter. This project paper
will further investigate on chaos and bifurcation distortions by designing auxiliary circuit




3.1.1. DC-DC Boost Converter.
Parallel-input / parallel-output two-module current-programmed boost DC-DC converter
circuit (Figure 3) consists of two controlled switches 5, and S2, two uncontrolled
switches D] and D2, two inductors /,, and L2, two capacitors Cl and C2, and a load
resistor R. The switching ofeach converter is controlled by a feedback path consisting of
a comparator and a flip-flop.
Each comparator compares the respective current through the inductor with a reference
current. It is assumed that the converter is operating in continuous conduction mode, so
that the inductor currents never fall to zero.
r<C>
Figure 3: Bifurcation diagramfor the quadratic map.
There are two states of the circuit depending on whether the controlled switches Sl and
S, are open or closed. When switches 5, and S2 are closed, the currents through the
inductors rise and any clock pulses arriving during that period are ignored. The switches
S, and S2 become open when /, and i2 reach the reference current. When switches 5,
and S2 are open, the currents /, and i2 fall. The switches 5, and S2 close again upon the
arrival of the next clock pulses. The significance of reference current is to determine the
allowed operation range of the dual input - dual output boost converter. In this circuit the
reference current range is from 500 mA to 1.5 mA. Increase inreference current raise the
conduction time of the inductor. As result output voltage and output current level
increases.
3.1.2 Remote Control for Power Supply
Connect this circuit to any of your home appliances (lamp, fan, radio, etc) to make the
appliance turn on/off from a TV, VCD or DVD remote control. The circuit can be
activated from up to 10 meters. The 38 kHz infrared (IR) rays generated by the remote
control are received by IR receiver module TSOP1738 of the circuit. Pin 1 of TSOP1738
is connected to ground, pin 2 is connected to the power supply through resistor R5 and
the output is taken from pin 3. The output signal is amplified by transistor Tl (BC558).
(see figure 4).
Figure 4: Receiver and transmitter schematic diagram
The amplified signal is fed to clock pin 14 ofdecade counter IC CD4017 (ICI). Pin 8of
ICI is grounded, pin 16 is connected to Vccand pin 3 is connected to LED, (red), which
glows to indicate that the appliance is "off. The output of ICI is taken from its pin 2.
LED2 (green) connected to pin 2 is used to indicate the 'on' state of the appliance.
Transistor T2 (BC548) connected to pin 2 of ICi drives relay RLi. Diode 1N4007 (DO
acts as a freewheeling diode. The appliance to be controlled is connected between the
pole ofthe relay and neutral terminal ofmains. It gets connected to live terminal ofAC
Mains via normally opened (N/O) contact when the relay energizes. This circuit
configuration can be applied to turn on / offdc-dc boost converter. At the output of the
converter dc motor can be used as example of digital tape which controlled by remote
control.
3.2 Derivation of the Iterative Map
M2\ i i I I
lime
Figure 5: Sketch ofcurrent and voltage waveforms appearing
in the circuit ofFigure 3 [7]
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Where:
z,, i2 are the currents through inductors L} and L2, respectively.
vc], vc2 are voltages across capacitors C, and C2, respectively.
There are two circuit configurations, according to whether S} and S2 are closed or open.
It is assumed that they are closed initially. The currents /, and i2 through inductors f
and L2 then rise linearly until j, =/ra/. and /, =Ircj. Any clock pulses arriving during this
time are ignored. When /,-/,K/ and /2 =/re/, S] and 52 open, and remain open until the
arrival of the next clock pulse, whereupon they close again. The waveforms appearing in
the circuit are sketched in Figure 4.
3.3 Circuit Simulation and Results
The circuit was simulated by using PSpice software. The most important parameters are
inductor current and capacitor voltage behaviors. Slight change in reference current
influences the output operation of DC-DC converter circuit. Figure 5 shows the inductor
current waveform at Irer= 0.7 A.
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Figure 6: Inductor current response at Iref0.7 A.
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Continuous conduction waveform in Figure 5 represents the output waveform of the
inductor current in DC-DC boost converter. At this level of reference current neither
vibration nor distortion can be found in the given circuit design. The output waveform
operates in periodical mode, because the current repeats itselfat each period.
Now, let's consider that the reference current changed to 5.5 A. At this magnitude of
reference current the chaos operation can be observed. Because output waveform of the
inductor current is totally distorted, this represents instable operation mode of the system.
Figure 6 shows the output waveform of the inductor current.
6. m
Distortion in chaos range
?... m
Inductor output current in nonstable condition
(Ifl -I
4n bn< 6 ns 7 ns
u I(LM)
Figure 7: Inductor current response at Iref=5.5 A
From inductor output waveform response (Figure 6), we can see that the system is in
unstable operation mode. Because it is non-periodic and the current peak levels are vary
with the time. At this reference current level we can find vibration and distortion in dc
motor driving systems. This is undesirable condition in power electronics circuitry. This
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project focuses on cancellation of this distortion by using auxiliary circuit which will
improve the operation mode of DC-DC boost converter. If we are going to compare these
to output graphs; first we have to mention the current level of the waveforms, the second
why this current level changes when reference current varies. These questions can be
easily answered by looking and understanding the operation concept of the boost
converter. When I reference current increases, it raises the conduction period of the
inductor, as result inductor having more current charged. The output current and voltage
levels vary according proportionally to reference current.
3.4 Printed Circuit Board Design
Short for Printed Circuit Board, PCB is a board made of plastic or fiberglass designed to
hold electronic circuits, ICs, switches and other components. A good example of a PCB
found in all computers today is the computer motherboard. It is required to examine
every step of the design process; including schematic packaging, component placement,
interconnect routing and manufacturing data generation. PSpice simulation software was
used fortius design.
Figure 8: PCB outline for the DC-DC Boost Converter
13
DC-DC Boost converter PCB (Printed Circuit Board) outline is given in the Figure 7.
This is initial design of this project if any changes or modifications occurred during
soldering process this circuit might change. Besides, this project also includes receiver
and transmitter circuit boards. Transmitter can be used as remote control because it has
fixed 38 Mhz frequency. Receiver circuit board designed by using PSpice software
program. The main problem in this design is a lack of components in the electronics
store. Therefore it was required to buy all the components from the Ipoh electronics
shops.
Figure 9: Receiver Printed Circuit Board outline.
As it can be seen form Figure 9, receiver printed circuit board pin layout was obtained by
using PSpice software. Receiver and Transmitter circuit combination can be bought as a





This section shows the steps and mathematical expressions to design a single input and
single output Boost Converter which is in Continuous Conduction Mode. Since the input
here is dc, which comes from voltage generator, these devices are normally operated at
much higher frequency than the line frequency, reaching as high as a few hundred kilo-
hertz. This calculation section consists of two parts. The first part is to design boost
converter and the second part to investigate whether system is stable or not.

























To satisfy Continuous Conduction Mode DC-DC boot converter property, Lused must be
larger than Lcnt value. Therefore, LlISCd equals to hundred times Lcrit value. Otherwise, it
will operate as Discrete Conduction Mode which isout ofproject objectives.














=5J0.128 +1.28m] (Equation 4)
For the positive values of ILmax and ILmin, the converter will operate in the Continuous
Conduction Mode and the given system is stable.
The voltage ripple is given by
RCf
0 .03 =
20 x C x 40 kHz







/,„ = ^ /.max /.mill
2
0.6464 + 0.633
Inductor ripple is given by
(Equation 5)
(l - 0.375) =0.3998,4 (Equation 6)





Table 1: Designed Boost Converter components.
Circuit Components Values
Switching period T 25 ps





Load Resistance R 20 CI
Boost Converter Configuration
As it was mentioned before, this is a stable system. This calculation conducted to prove
the stability of this system. Stability is the most important system specification. If a
system is unstable, transient response and steady state errors are moot points. An unstable
system can not be designed for a specific transient response or steady state error







Two loops were obtained by using the Mesh's loop method;
17
V(s) =Lsl, (s) +_L /, (5) - _L Ii (5) loop\
Cs Cs
0=-i- /, (j) +*/, (j) - -^- /, W /o0/>2
Cy " " Cs
V{s) =(Ls +-±-)Ii(s)-±-I2(s) loop\
Cs Cs
0=(-J- +/?)/, (5) --^/, (5) /oop2
Cs " C?
Both loops in the matrix form;
1 X 1(Zs + —) - —
A (s) V(sj
Cs Cs
MSU [ ° .
A=^ +^ +^-(^)=^ ^+^ +^ "^
A =














V{s)(~ + R)(Cs)j = Ai _, Cs
' A Ls2CR + Ls + R
F-A2 V(s) V(s)A Cs(Ls2CR +Zj + /?) Is2C/? +Ls + fl
C^
V(s) is the input voltage
I2 is the output of the system
Open loop Transfer function G(s) is given by
G(,) =£M =-^-!
V(s) Ls-CR + Ls + R
output
Figure 10; Close loop with unityfeedback system
The close loop with unity feedback system is shown in figure 7. K is the gain factor of
the system and H(s) is the feedback loop of the system. Furthermore, it is required to




.v2(3.662mX15.62wX20) + (3.662m)j + 20
G(s) =
sf\.444u) + (3.662m)s + 20
Thus, Close Loop Transfer Function T(s) of the system is
G(s) 1
T(s) =
1+ G(s)H(s) (1.144^K + (3.662m> + 21




Closed loop transfer function has all poles in the left half of the s-plane, the system is
stable. Thus, a system is stable if there are no sign changes in the first column of the
Routh table. The system can not have jw poles since a row of zeros did not appear in the
Routh table.
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41810
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0<^ <1 System is Underdamped
a = -£Wa =-1267.6 Real axis
jWn^X-C,- =3984./ Imaginary axis
t jw
a
Figure 11: Underdamped system poles location
Location of the poles clearly indicated in the figure 8. It can be concluded that the system













%OS =e'^'^xlOO =36.82% (Equation 10)
Calculation results show that our designed boost converter satisfies stability aspect of the
system. For this reason we can confidently use these parameters in designing boost
converter. After proving the stability of the system, now we can proceed with simulation
of the system.
Simulation Results
As it was mentioned before, this project operates in CCM (Continuous Conduction
Mode). This can be seen from Figure 7., which provides output current ripple waveform
of the inductor. Neither minimum nor maximum points are distorted which clearly
correspond CCM mode operation of the designed circuit. Besides, maximum and
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Figure 12: Inductor current ripple in actual design (lrej=700mA)
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This type configuration and parameter values reduces output current ripple from 64%
(authors) [7] to 5 %(actual). It is important to mention that author uses high voltage
boost converter system where input voltage 10 V boosted up to 60 V. Whereas, this
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Figure 13: Capacitor output voltage ripple in actual design. (lref= 700 mA)
Capacitor output voltage ripple waveform is shown in Figure 8. above. The maximum
and minimum points are 6.4319 V. and 6.0629 V. respectively. Shaded area indicates
distortion less minimum and maximum output waveform ripple. The capacitor voltage
ripple factor reduced from 30 %(authors) [7] to 3%(actual). Reduction in output ripple
gives good efficiency and better performance of the converter circuit. According to the
theory of dual input-dual output boost converter the output voltage raises as reference
current increases. Figure 13 shows that nominal voltage is at 6.25V for Iref= 700 mA.
According to our calculation output voltage should be 8 Volts but because of the wide
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range of reference current (500 mA - 1.5 A) and considering voltage drop on components
we could not achieve in the simulation.
Experimentation Results
This section focuses on difference between theoretical and experimental results. The
project implementation uses different parameters than calculated ones. The lack of
components in the market gave us no choice but use close parameters for the inductor,
ti-ni-..-ir*.iT- r-.-T^ nriTin.-.!tnT !->-! VS-i.-i 1-i.-i-.-t- .-,.-.-,-,-, -.-,--5-.-,-,- .,*,.,,,,.** k %i ,.,—, „-t " -., -_ •---.".-_.-•<"..-.„ -•'•vl-.-- —r-.-i'. -t.';4
Circuit Components Theoretical Experimental
Inductance Li 3.662mH 4.2mH
Inductance L2 3.662mH 4.2mH
Capacitance Ci \5.62 juF 32/jF
Capacitance C2 15.62//F 32/iF
Regardless to components changes the system stability and continuous conduction mode
ofboost converter still maintained as before. Table 4. shows the load voltage response to
different values of reference current. The load voltage must show increasing response.
i iiiS V'CiUiGS uiC COXlCCt *,jL."_"!a.iIOIi Oi c UTTCjlt v.--OrH-i"OiiUil oOO&T COnVCiTCJ",











3 1000 3 3 9.780
3.5 1000 3.5 3.5 9.784
4 1000 4 4 9.786
4.5 1000 4.5 4.5 9.903
5 1000 5 5 9.955
7.4
The experimentation results shows that slight increase in reference current will affect the
output of the system at the load. The voltage at the load should increasingly rise (see
Table 4). Theoretically maximum output should be 8 V. but due to some components
parameter changes the output of the system reaches around 10 V.
/
Figure 14: Project Printed Circuit BoardImplementation
As it was mentioned before the project consists of two parts.
- Receiver and Transmitter
- Current Controlled Boost Converter.
Receiver and Transmitter
The main objective of this circuit is to activate the boost converter circuit. Infrared
Remote controller used as transmitter circuit which can initiate process within 7 meter
radius. IR controller uses 38 MHz frequency (see Figure 14).
Current Controlled Boost Converter.
This is the main and significant part of the project. Where input 5 V. increase or boosted




For the proposed system shown in Figure 3, the switching is controlled by a
feedback path consisting of a comparator and a flip-flop. Each comparator compares the
corresponding current through the inductor with a reference current 1Kf. The mapping is a
function that relates the voltage and current vector (vn+i,/B+1) sampled at one instant, to
the vector (yn,in) at a previous instant; the instants in question are the arrival of a
triggering clock pulse. For the proposed converter, calculated values for inductor (L) and
capacitor (C) are different from the author's circuit design parameters (refer to table 1).
These two component parameters deeply effect the boost converter operation. For
example, CCM (Continuous Conduction Mode) and DCM (Discrete Conduction Mode)
and output ripple of the inductor current depends on inductor parameter. This design
concentrates on CCM operation rather than DCM. This canbe seen from figure 7., which
is indicated with circle. In CCM operation minimum current value can not be zero
whereas in DCM operation the minimum current level at zero. Beside this, the capacitor
voltage factor can be manipulated by varying the capacitor parameter. According to Al-
Mothofar M.R.[7] circuit configuration, the large voltage ripple at the capacitor and
inductor were achieved. The author's component parameters (see Appendix-B) give large
ripple at the output waveforms for the inductor current and capacitor voltage. The
capacitor voltage ripple factor reduced from 30%(authors) to 3%(actual) and output
current ripple from 20%(A1 Mothofar M.R.[7]) to 3%(according to my calculation).
To check the validity of the theoretical modeling, PSpice circuit analysis program
has been employed. In the inductor current and capacitor voltage output waveforms for
different values of control parameter lnf - 0.7, 1.3, 1.5, and 5.5 A. To compare different
regulator systems with different compensation networks, the control (design) parameter
should be independent from the compensator design. A good choice would be either the
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input voltage Vf or the load resistance/?. Hence we repeated the calculations for the




This project is to design a circuit which will guarantee stable operation at switching
frequencies, and any quasi-periodic or chaotic operation is regarded as being undesirable
and should be avoided. This project has focused in particular on the application of
bifurcation theory to parallel-input / parallel-output two-module current-programmed
DC-DC converters. The nonlinear mapping that describes the boost converter under
current-mode control in continuous conduction mode has been derived. Beside this
project paper describes the operation of Current Mode Controlled Parallel-Connected
Boost DC-DC Converters and basically defines chaos, bifurcation and quasi-periodic
distortion of the circuit by varying the reference current and comparing it with inductor
output current. Within specific ranges of reference current the circuit operates without
any distortion.
The design includes the simulation of any bifurcation within the intended operation range
by using PSpice, Multisim and EWB software. The inductor current output waveforms
obtained and compared at different levels of reference currents. From output waveforms I
observe that at fundamental frequency designed circuit operates in stable mode which is
periodic. But changing reference current magnitude to 5.5 amp causes chaos in output
waveform of the inductor current. In chaos operation peak of the inductor current are
changing with the time which shows the unstable behavior and non-periodic output
waveform. There are a few ways to improve the output waveforms such as connecting
freewheeling diode with parallel to inductor, using combination of triple input/triple
output Current Mode Controlled converter or just using parallel input/series output
configuration. Each of these configurations must be investigated in this project paper to
come out with the final DC-DC boost converter.
Much of the work in the study of nonlinear phenomena of power electronics circuits and
systems has been focused on basic research into the bifurcation and chaotic behavior of
27
power converters under variation of some selected parameters. Parallel-input / parallel-
output are the most common configuration that can be used in current mode control DC-
DC converters. Simulation results shows that capacitor voltage ripple factor reduced from
30% to 3%(actual) and output current ripple from 20% to 3%. Improvement in this type
of converter will open up new applications in datacommunication, telecommunication,
power-supply in pc and inside the notebook, industrial automation and so forth. The core
of the project work focuses on simulating the entire process and later building the
prototype. The design performance will also be evaluated based on output results.
28
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Appendix -A: Chronological list of the activities
FYP1
a. Assess and select the software best suited for the project.
b. Study the software manuals/documentation, focusing on simulation exercises.
c. Prepare and write the progress report.
d. Simulate the current controlled dc/dc converter of the project.
e. Run and troubleshoot the simulation,
f. Research/Decide component parameters based on simulation output.
g. Research on how to select the right component for a particular process.
h. Perform design calculations for subharmonics, quasi-periodic or chaotic
operation.
i. Specify and order parts for the prototype.
j. Prepare and write the interim report,
k. Prepare for an oral presentation.
FYP2
1. Prepare and write the progress report 1.
m. Test the validity of the design and the accuracy of the operation
n. Finalize the project PCB Gerber files
o. Build the prototype.
p. Prepare and write the progress report2.
q. Interface the with the prototype
r. Test and troubleshoot the prototype
s. Exhibition.
t. Prepare and write the dissertation.
u. Prepare for an oral presentation.
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Appendix -B: Tools and Materials Required
The following is list of initial materials and tools necessary to complete the project. Note
that the materials are mentioned without detailed purchasing data. This data will be
provided at a later stage, after design calculations.
a. Simulation software for design simulation.







Switching period T 100 jus







Table 5: Circuit components and values
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otimized for 10-25 KHz hard








Tc = 25°C (limited by leads)
Tc = 110°C
Tr = 25':'C, 1 ms
30A VCE= 15V, TVJ - 125X, RG - 10 LI
BSOA) Clamped inductive load @ < 600 V
Tc = 25X
aximum lead temperature for soldering






































ymbol Test Conditions Characteristic Values
(T, = 25°C. unless otherwise specified)
• Medium frequency IGBT
• Square RBSOA
• High current handling capability




• Uninterruptible power supplies (UPS)
• Switched-mode and resonant-mode
power supplies
• AC motor speed control
• DC servo and robot drives
• DC choppersGE(th) 250liA,Vcf = V(.
v„, ^ov
VCE =0V. VGE = ±20V
CE(snt) = 30A,V =15V














Test Conditions Characteristic Values
(T = 25rvC. unless otherwise specified)
mm. typ. max.
1, ^30A;Vr = 10 V, 20 36 S
Pulse test, t < 300 us, duty cycle < 2 %
) 2560 pF
i





\ I = 30A,V =15V.Vr =300V 15 nC
j 36 nC
1 18 nsInductive load, 1^ = 25°C 20 ns
V lr = 30A,VrF=15V 130 200 ns
/
i
V. =400V, R =3.3S2 82 150 ns





f Inductive load, 1^ ~ 125°C
20 ns
1
lc =30A,VGE = 15V










(TO-247) 0 25 K/W
Dtnmended Footprint
>ns in inches and mm)
— 0.653 [16.59]









Min. Max. Min. Max.
A 4.7 5.3 .185 .209
A, 2.2 2.54 .087 .102
A, 2.2 2.6 ,059 .098
b 1.0 1.4~1 ,040 ,055
b, 1,65 2.13 .065 .084
b. 2.87 3.12 ,113 .123
C .4 ,8 .016 .031
D 20.80 21.46 .819 ,845
E 15.75 16.26 .610 .640
G 5.20 5.72 0205 0.225
L 19.81 20.32 .780 .800
L1 4,50 .177
0P 3.55 3.65 .140 .144
Q 5.89 6.40 0.232 0.252
R 4 32 5.49 .170 .216
S 6.15 BSC 242 BSC
SYM
INCHES MILLIMETERS
MIN MAX MIN MAX
A .193 .201 4.90 5.10
Al .106 .114 2,70 2.90
A2 .001 .010 0.02 0.25
b .045 .057 1.15 1.45
b2 .075 .083 1.90 2.10
C .016 .026 0.-10 0.65
C2 .057 .063 1.45 1.60
D .543 .551 13.80 14.00
D1 .488 .500 12.40 12,70
E .624 .632 15.85 16.05
E1 .534 .535 13.30 13.60
e
.£15 BSC 5.45 BSC
hi .736 .752 18.70 19.10
L 094 .106 £.40 2.70
1_1 .047 .055 1.20 1.40
L.2 .039 .045 100 1.15
U .010 BSC 0.25 BSC
L4 .150 "1 .161 3,80 | 4.10
't; hrvJIGBTs are covered byoneormore 4,835,592 4,881 106 5,017,508 5,049,961 5,187.11? 5,486,715 6,306,72881 6,259,12361 6.,i06.7i:8B1
4,850,07^ 4,931.844 5,034,796 5,063,307 5,237,481 5,381,025 6.404.065B1 6.162,665 6.534.343
Fig. 1. Output Characteristics
@ 25 Deg. C
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Fig. 3. Output Characteristics
@ 125 Deg. C
8 40
V GE = 15V

















Fig. 5. Collector-to-Bn itter Voltage
vs. Gate-to-Emitter voltage
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IXGH 40N60B2
IXGT 40N60B2
Fig. 2. Extended Output Characteristics
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Fig. 11. Dependence of Turn-Off
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Fig, 12. Dependence of Turn-Off
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5,049,961 5,187,117 5,486,715 6.306./28B1 6,259,12381 6.306.72861
5.063.307 5,237,481 5,381.025 6,404,06561 6.16&.665 6,834,843
pFig. 13. Dependence of Turn-Off
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Fig. 14. Gate Charge
>
>
I I I /VCE = 300V
lc= 30A /









0 10 20 30 40 50 60 70 80 90 100



















5 10 15 20 25 30 35 40
V„ e - Volts
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1N4001 Thru 1N4007
AMP PLASTIC SILICON RECTIFIER
FEATURES




Low forward voltage drop
High current capability
Easily cleaned with freon, alcohol,
chlorothene and similar solvents
UL recognized 94V-0 plastic material
Mechanical Data
Case: JEDEC DO-41
Terminals: Axial leads, solderable
per MIL-STD-202, Method 208
Polarity: Color band denotes cathode










Dimensions in inches and (millimeters)
Maximum Ratings & Characteristics
Ratings at 2S': C ambient temperature unless otherwise specified
Single phase, half wave, HOHz, resistiveor inductive load
For capacitive load, derate current by 20%
i mini i 1 p uir nt I p k I ^ ft
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<er Semiconductor, Inc.
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57, LM124LM224 - LM324
LOW POWER QUAD OPERATIONAL AMPLIFIERS
WIDE GAIN BANDWIDTH : 1.3MHz
INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GROUND
LARGE VOLTAGE GAIN : 100dB
VERY LOW SUPPLY CURRENT/AMPLI ;
375|iA
LOW INPUT BIAS CURRENT : 20nA
LOW INPUT OFFSET VOLTAGE : 5mV max.
(for more accurate applications, use the equiv
alent parts LM124A-LM224A-LM324A which
feature 3mV max.)
LOW INPUT OFFSET CURRENT : 2nA
WIDE POWER SUPPLY RANGE :
SINGLE SUPPLY : +3V TO +30V
DUAL SUPPLIES :+1.5VTO±15V
DESCRIPTION
These circuits consist of four independent, high
gain, internally frequency compensated operation
al amplifiers. They operate from a single power
supply over a wide range of voltages. Operation
from split power supplies is also possible and the
tow power supply current drain is independent of








LM124 -55°C,+125°C • • •
LM224 -40°C,+105°C • • •
LM324 0°C,+70°C • • •
Example : LM224N
N = Dual in Line Package (DIP)
D = Small Outline Package (SO) - also available in Tape & Reel (DT)











(Thin Shrink Small Outline Package)
PIN CONNECTIONS (top view )
Output) 1 { ~j 14 Output 4
Inverting input 1 2 ,
-
] 13 Inverting Input 4
Non-inverting Input 1 3 •__ + + J 12 Non-inverting Input A
Vcc + 4 ^ ] 11 Vcc"
Non-inverting Input 2 5 _ + i J 10 Non-inverting Input 3
Inverting Input 2 6 • J 9 inverting input 3
output 2 7 r ~] 8 Output 3
1/13
LM124-LM224-LM324
SCHEMATIC DIAGRAM (1/4 LM124)






















Opearting Free-air Temperature Range
Storage Temperature Range
Q4
i it; ' iy.


































Either orboth input voltages must notexceed themagnitude of Wcc* orVcc".
Short-circuits from the output to VCC can cause excessive heating if Vpc >15V. The maximum output current is approximately 40mA independent
ofthemagnitude ofVcc. Destructive dissipation can result from simultaneous short-circuit onall amplifiers.
This input current only exists when the voltage atany of the input leads is driven negative, tt is due to the collector-base junction of the input. PNP
transistor becominq forward biased andthereby acting as input diodes clamps. In addition tothis diode action, there isalso NPN parasitic action onIn JICchip? KanS voltages of the Op-amps to 90 to the Vcc voltage level (or to ground for alarge overdrive)
for the time duration than an input is driven negative.
This is not destructive and normal output willset up again for input voltage higher than -0,3V.
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ELECTRICAL CHARACTERISTICS
Vcc* =+5V, Vcc"= Ground, V0= 1.4V, TarTlb =+25°C (unless otherwise specified)
LM124-LM224-LM324
Symbol Parameter Min. Typ. Max. Unit
Vio
nput Offset Voltage-note 1)
Tamb = +25°C
LM324















Input Bias Current - note 2)
Tamb = +25°C





Large Signal Voltage Gain
Vcc+ =+15V, RL =2kX-!V0 =1,4V to 11.4V
Tamb = +25°C






Supply Voltage Rejection Ratio (Rs • 10kX)
VCc+ - 5Vt0 30V
Tamb = +25°C






Supply Current, all Amp, no load
Tamb = +25°C Vcc =+5V
Vcc = +30V













Vcc =t30V •note 3|
Tamb = +25T







Common Mode Rejection Ratio (Rs • 10kX)
Tamb = +25X





Output Current Source (Vid = +1V)
VCC = +15V,V0=+2V 20 40 70
mA
'sink
Output Sink Current (Vld - -1V)
VCC = +15V, V0 = +2V








High Level Output Voltage
VCc = +30V
Tamb=+25X RL =2kX
Tmin * TarT,b * Tmax
Tamb=+25°C RL=10kX
Tmin * Tamb * ' max
VCc = +5V, RL = 2kX
Tamb=+25°C












Symbol Parameter Min. Typ. Max. Unit
Vol
Low Level Output Voltage (RL = 10kX)
Tamb = +25°C






Vcc = 15V' vi = 0.5 to 3V, RL = 2kX, CL= 100pF, unity Gain 0.4 V/ns
GBP
Gain Bandwidth Product
VCc = 30V, f =100kHz,Vin = 10mV, RL = 2kX, CL = 100pF 1.3 MHz
THD
Total Harmonic Distortion
f = 1kHz, Au = 20dB, RL = 2kX-!V0 - 2Vpp-!CL = 100pF, Vcc = 30V 0.015 %
en
Equivalent Input Noise Voltage
f=1kHz, Rs= 100X-VCc = 30V 40
nV
VHz
DVi0 Input Offset Voltage Drift 7 30 nV/°C
Dliio Input Offset Current Drift 10 200 pA/°C
V0i/Vo2 Channel Separation -note4'
1kHz-!f-!20kHZ 120
dB
1. V0 = 1.4V,RS =0X,5V< Vcc"1 <30V,C< Vic <Vcc4 - 1.5V
2. The direction of the input current is out of the IC, This current is essentially constant, independent of the state of tho output so no loading change
exists on the input lines.
3. Theinput common-mode voltage ofeitherinput signal voltage should not be allowed to go negative bymore than 0.3V. Theupperend ofthe
common-mode voltage range is Vcc+-1,5V, but either or both inputs can go to +32Vwithoutdamage.
4. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically
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-55 -35 -15 5 25 45 65 85 105 125
AMBIENT TEMPERATURE (°C)
LM124-LM224-LM324
CURRENT LIMITING (Note 81
~!—r
5 20 —

















1 ; ...I Tamb
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Tamb =-55X Ii |
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1 D 10 IDG t.|k 10k 130k 1JM IBM
FREQUENCY (Hz)
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Q.001 0.01 0.1 1 10 100
OUTPUT SINK CURRENT (mA)
OUTPUT CHARACTERISTICS
[CURRENT SOURC1NG)
0.001 0 01 0.1 1 10 100






0 10 M 30
POWER SUPPLY VOLTAGE IV)
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AMBIENT TEMPERATURE (°C)
TYPICAL SINGLE - SUPPLY APPLICATIONS











POWER SUPPLY VOLTAGE IV)
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(as shown /\, - 11)
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TYPICAL SINGLE - SUPPLY APPLICATIONS
NON-INVERTING DC GAIN
A,,- i ♦ R1
10k (As shown Av = 10!)






1M •c ! .i
R1 , .' .
10k <D
VrT.-
° e, (mV) -• •>








LM124 .--'-- • •--





























e3 100k ! !






eg = e-, +e2-e3 -e^
where {e, +eo) M<e
to keep e0 |J0v
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+ V2 i. ..-''
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As shown e0 = [e2 - e-|)




















** Standard Linear Ics Macromodels, 1993.
"CONNECTIONS :
* 1 INVERTING INPUT
*2 NON-INVERTING INPUT
* 3 OUTPUT
* 4 POSITIVE POWER SUPPLY
* 5 NEGATIVE POWER SUPPLY
.SUBCKT LM124 13 2 4 5 (analog)
*******************************************************




CIN 1 5 1.000000E-12
EIP 10 525 1
EIN 16 5 1 51
RIP 10 11 2.600000E+01
RIN 15 16 2.600000E+01




VOFN 13 14 DC 0
IPOL 13 5 1.000000E-05





FCP 4 5 VOFP 3.400000E+01
FCN5 4VOFN3.400000E+01
FIBP2 5VOFN2.000000E-03




RG1 19 5 3.652997E+06
RG2 19 4 3.652997E+06
CC 19 5 6.000000E-09
DOPM19 22MDTH400E-12
DONM21 19MDTH400E-12
HOPM 22 28 VOUT 7.500000E+03
VIPM28 4 1.500000E+02
HONM 21 27 VOUT 7.500000E+03
VINM5 27 1.500000E+02
EOUT26 23 19 5 1
VOUT 23 5 0





VON 24 5 7.922301 E-01
.ENDS
ELECTRICAL CHARACTERISTICS
Vcc+ = +15V, Vcc" = 0V, Tamb = 25°C (unlessotherwise specified)
Symbol Conditions Value Unit
Vj0 0 mV
Avd RL= 2kX 100 V/mV
'cc No load, per amplifier 350 nA
Vicm -15 to+13.5 V
V0H RL=2kX!(Vcc+=15V) + 13.5 V
Vol RL=10kX 5 mV
los V0 = +2V,VCC=+15V +40 mA
GBP RL=2kX-!CL = 100pF 1.3 MHz




















Min. Typ. Max. Min. Typ. Max.
a1 0.51 0.020














14 PINS - PLASTIC MICROPACKAGE (SO)
rjui n n njn
14
1






Min. Typ. Max. Min. Typ. Max.
A 1.75 0.069
a1 0.1 0.2 0.004 0.008
a2 1.6 0.063
b 0.35 0.46 0.014 0.018
b1 0.19 0,25 0.007 0.010
C 0.5 0.020
d 45° (typ.)
D(1) 8.55 8.75 0.336 0.344
E 5.8 6,2 0.228 0.244
e 1.27 0.050
e3 7.62 0.300
F(1) 3.8 4.0 0.150 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.020 0.050
M 0.68 0.027
S 8° (max.)









GAGE PLANE i i
!/J _,f '
' '• It-
LU \ .I l
! ; & LJ]
£ 3- • T
1
"u






« .it i '""I:. , .
Q
1
: .-1. X 1





*" ' PIN 11DENTIFICATION
Dimensions
Millimeters Inches
Min. Typ. Max. Min. Typ. Max.
A 1.20 0.05
A1 0.05 0.15 0.01 0.006
A2 0.80 1.00 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.15
c 0.09 0.20 0.003 0.012
D 4.90 5.00 5.10 0.192 0.196 0.20
E 6.40 0.252
E1 4.30 4.40 4,50 0.169 0.173 0.177
e 0.65 0.025
k 0° 8° 0° 8°




© The ST logo is a registered trademark of STMicroeiectronics
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© http://www.st.com
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Optional
TO-220 Case
TO-220 TO-220FP Full Pak
TYPE NO.












2N5294 4.0 36 80 70 30 120 0.5 1.0 0.5 0.8
2N5296 4.0 36 60 40 30 120 1.0 1.0 1.0 0.8
2N5298 4.0 36 80 60 20 80 1.5 1.0 1.5 0.8
2N5490 7.0 50 60 40 20 100 2.0 1.0 2.0 0.8
2N5492 7.0 50 75 55 20 100 2.5 1.0 2.5 0.8
2N5494 7.0 50 60 40 20 100 3.0 1.0 3.0 0.8
2N5496 7.0 50 90 70 20 100 3,5 1.0 35 0.8
2N6043 2N6040 10 75 60 60 1,000 20,000 4.0 2.0 4,0 4.0
2N6044 2N6041 10 75 80 80 1,000 20,000 4.0 2.0 4.0 4.0
2N6045 2N6042 10 75 100 100 1,000 20,000 3.0 2.0 3.0 4.0
2N6099 10 75 70 60 20 80 4,0 2.5 10 5,0
2N6101 10 75 80 70 20 80 5.0 2.5 10 5.0
2N6103 16 75 45 40 15 80 8.0 2.5 16 5.0
2N6121 2N6124 4.0 40 45 45 25 100 1.5 0.6 1.5 2.5
2N6122 2N6125 4.0 40 60 60 25 100 1.5 0.6 1.5 2.5
2N6123 2N6126 4.0 40 80 80 20 80 1.5 0.6 1.5 2.5
2N6129 2N6132 7.0 50 40 40 20 100 2.5 1.4 7.0 2.5
2N6130 2N6133 7.0 50 60 60 20 100 2.5 1.4 7.0 2.5
2N6131 2N6134 7.0 50 80 80 20 100 2.5 1.8 7.0 2.5
2N6288 2N6111 7.0 40 40 30 30 150 2.0 3.5 7.0 4.0
2N6290 2N6109 7.0 40 60 50 30 150 2.5 3.5 7.0 4.0
2N6292 2M6107 7.0 40 80 70 30 150 3.0 3.5 7.0 4.0
2N6386 2N6666 8.0 65 40 40 1,000 20,000 3.0 2.0 3.0 20
2N6387 2N6667 10 65 60 60 1,000 20,000 5.0 2.0 5.0 20
2N6388 2N6668 10 65 80 80 1,000 20,000 5.0 2.0 5.0 20
2N6473 2N6475 4.0 40 110 100 15 150 1.5 1.2 1.5 4.0
2N6474 2N6476 4.0 40 130 120 15 150 1.5 1.2 1.5 4.0
2N6486 2N6489 15 75 50 40 20 150 5,0 1.3 5.0 5.0
2N6487 2N6490 15 75 70 60 20 150 5.0 1.3 5.0 5.0
2N6488 2N6491 15 75 90 80 20 150 5.0 1.3 5.0 5.0
Semiconductor Corp.
www.centralsemi.com
Q2 Shaded areas indicate Darlington.







v < 1.7 VCE(sat)
fityp
HH 82 ns
jtimized for 10-25 KHz hard
ritching and up to 150 KHz
sonant switching
mbol Test Conditions Maximum Ratings
•s
Tj = 25°Cto 150°C 600 V





Tc = 25l"C (limited by leads)
Tc = 110:;C
Tr = 25t:C, 1 ms
OA V = 15 V, I,, = 125,:'C, Rr = 10 il
GE ' VJ G
3SOA) Clamped inductive load @ < 600 V
Tc = 25-C
ximum lead temperature for soldering






















(Tj = 25°C, unless otherwise specified)
min. typ. max.
•m









VCE = 0 V, VGE = +20 V ±100 nA
(sot) lc = 30A,V&E=15V Tj = 25i:C 1.7 V












• Medium frequency IGBT
• Square RBSOA
• High current handling capability




• Uninterruptible power supplies (UPS)
• Switched-mode and resonant-mode
power supplies
• AC motor speed control
• DC servo and robot drives
• DC choppers
DS99049A(11/03)
Test Conditions Characteristic Values
(T, = 25°C, unless otherwise specified)
mm. typ. max.
= 30A;V =1GV, 20 36 S
ulse test, t < 300 n.s, duty cycle < 2 %
2560 PF










Inductive load, T, = 25°C 20 ns
) lr^30A,Vrr^15V 130 200 nsVCfc = 400V. RG = 3.3 12
82 150 ns
} 0,4 0.8 mJ
18 ns




lc= 30A,V^15V 0.3 mJ








ts in inches and mm)
0.653 [16.59]
H r— 0.118 [3:
0.215 [5.46]

















Min. Max. Min. Max.
A 4.7 53 ,185 .209
A, 2.2 2.54 .087 .102
A, 2.2 2.6 .059 .098
b 1.0 1.4 ,040 ,055
b. 1 65 2.13 .065 ,084
b„ 2.87 3.12 .113 .123
C .4 .8 ,016 .031
D 20.80 21.46 819 ,845
E 15.75 16.26 .610 .640
e 5.20 5.72 0.205 0.225
L 19,81 20.32 .760 .800
L1 4,50 .177
0P 3.55 3.65 .140 144
Q 5.89 6.40 0.232 0.252
R 4.32 5.49 .170 216






MIN MAX MIN MAX
A 193 .201 4.90 5.10
Al 106 .114 2.70 2.90
A2 001 .010 0.02 0.25
b 045 057 1.15 1.45
b2 075 .083 1.90 2.10
C 016 ,026 0.40 0,65
C2 057 .063 1.45 1.60
0 543 .551 13.80 14.00
D1 488 ,500 12.40 12.70
E 624 .632 15.85 16,05
E1 524 ,535 13.30 13,60
e
.215 BSC 5.45 BSC
H 736 .752 18.70 19.10
L 094 .106 2,40 2,70
L1 047 .055 1.20 1.40
L2 039 .045 1.00 1.15
L3 .010 BSC 0.S5 BSC
I..4 .150 I .16! 3.80 | 4,10
and IQBT&are covered by one or more
3 pa ten Is
4,830.592 4.881,106 fi.CM7.508 5,049,961 5,187,117 5,486715 6,306,728B1 6,259,12361 6.306.728Bi
4,850,072 4.931,844 5,034,796 5.063,307 5,237.481 5,381,025 6,404.0658! 6.162,665 6.534,343
Fig. 1. Output Characteristics
@ 25 Deg. C
VBE=15V / il, i i





















Fig. 3. Output Characteristics
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Fig. 2. Extended Output Characteristics
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'"I"j = 12 5°C
^
1 , = 25 DC
20 25 30 35 40 45 50 55 60
lc- Amperes
Fig. 11. Dependence of Turn-Off
Switching Time on Rq






s the right to change limits, test conditions, and dimensions.
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Tj - Degrees Centigrade
Fig. 12. Dependence of Turn-Off
















T = 12 5°C <
•"
T = 25 c<
15 20 25 30 35 40 45 50 55 60
Ic- Amperes
5,049,961 5,187,117 5,486,715 6,306,728B1 6.259.123B1 6,306.72SBi
5.063,307 5,237.481 5,381,025 6,404.065BI 6.162,665 6,534,343
Fig. 13. Dependence of Turn-Off
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Pulse Width - milliseconds
1000
Si. HCF4017B
DECADE COUNTER WITH 10 DECODED OUTPUTS
MEDIUM SPEED OPERATION :




QUIESCENT CURRENT SPECIFIED UP TO
20V
5V, 10V AND 15V PARAMETRIC RATINGS
INPUT LEAKAGE CURRENT
l, = 100nA(MAX)ATVDD = 18VTA = 25°C-
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
The HCF4017B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
The HCF4017B is 5-stage Johnson counter
having 10 decoded outputs. Inputs include a
CLOCK, a RESET, and a CLOCK INHIBIT signal.
Schmitt trigger action in the clock input circuit
provides pulse shaping that allows unlimited clock
input pulse rise and fall times. This counter is
advanced one count at the positive clock signal
transition if the CLOCK INHIBIT signal is low.






when the CLOCK INHIBIT signal is high. A high
RESET signal clears the counter to its zero count.
Use of the Johnson decade-counter configuration
permits high speed operation, 2-input decimal
decode gating and spike-free decoded outputs.
Anti-lock gating is provided, thus assuring proper
counting sequence. The decoded outputs are
normally low and go high only at their respective
decoded time slot, Each decoded output remains
high for one full clock cycle. A CARRY - OUT
signal completes one cycle every 10 clock input
cycles and is used to ripple-clock the succeeding
device in a multi-device counting chain.
5 I | vDD1 16
t | 2 15 | RESET
0 | 3 14 1CLOCK
2 | U 13 1 CLOCK1 INHIBIT
6 | 5 12 1CARRYlOUT
7 6 1! 1 9
3 [ 7 10 1 *























This logic diagramhas noi be used to eslimate propagation delays
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PIN DESCRIPTION
PIN No SYMBOL NAIVIE AND FUNCTION
3,2,4,7,10,
1,5,6,9, 11
0to9 Decoded Decimal Output





15 RESET Reset Input
12 CARRY OUT Carry Output
8 Vss Negative Supply Voltage








X X H Go
L X L Q-n
X H L Qn
_r L L Q-n+1





X ; Don't Care















Symbol Parameter Value Unit
Vdd Supply Voltage -0.5 to+22 V
V, DC Input Voltage -0.5toVDD+0.5 V
I, DC Input Current £10 mA
Pd Power Dissipation per Package 200 mW
Power Dissipation per Output Transistor 100 mW
'op Operating Temperature -55 to+125 °C
Tstg Storage Temperature -65 to+150 °C
Absolute Maximum Ratings are those values beyond which damage lothedevice may occur. Functional operation under theseconditions is
not implied.
All voltage values are referred to Vss pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V DD Supply Voltage 3 to 20
Input Voltage 0 to VDD















-40 to 85°C -55to125°C
Min. Typ. Max. Min. Max. Min. Max.
iL Quiescent Current 0/5 5 0.04 5 150 150
nA
0/10 10 0.04 10 300 300
0/15 15 0.04 20 600 600
0/20 20 0.08 100 3000 3000
V0H High Level Output
Voltage
0/5 <1 5 4.95 4.95 4.95
V0/10 <1 10 9.95 9.95 9.95
0/15 <1 15 14.95 14.95 14.95
Vol Low Level Output
Voltage
5/0 <1 5 0.05 0.05 0.05
V10/0 <1 10 0.05 0.05 0.05
15/0 <1 15 0.05 0.05 0.05
V|H High Level Input
Voltage
0.5/4.5 <1 5 3.5 3.5 3.5
V1/9 <1 10 7 7 7
1.5/13.5 <1 15 11 11 11
V|L Low Level Input
Voltage
4.5/0.5 <1 5 1.5 1.5 1.5
V9/1 <1 10 3 3 3
13.5/1.5 <1 15 4 4 4
'oh Output Drive
Current
0/5 2.5 <1 5 -1.36 -3.2 -1.1 -1.1
mA
0/5 4.6 <1 5 -0.44 -1 -0.36 -0.36
0/10 9.5 <1 10 -1.1 -2.6 -0.9 -0.9
0/15 13.5 <1 15 -3.0 -6.8 -2.4 -2.4
'ol Output Sink
Current
0/5 0.4 <1 5 0.44 1 0.36 0.36
mA0/10 0.5 <1 10 1.1 2.6 0.9 0.9
0/15 1.5 <1 15 3.0 6.8 2.4 2.4
"l Input Leakage
Current
0/18 Any Input 18 >10"5 >0.1 £1 >1 nA
c. Input Capacitance Any Input 5 7.5 PF
The Noise Margin forboth "1" and "0" level is: 1Vmin. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V
4/11 57
HCF4017B
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, CL = 50pF, RL = 200KX, tr = tf = 20 ns)
Symbol Parameter
Test Condition Value O Unit
VDD (V) Min. Typ. Max.
CLOCKED OPERATION















fCL(11 Maximum Clock Input
Frequency
5 2.5 5 5
MHz10 5 10
15 5.5 11
















tpLH,tpHL Propagation Delay Time















(*)Typical temperature coefficient for all VDdvalue is 0.3 %/°C.









Ci =50pFor equivalent (includes jig and probe capacitance)
RL = 200KX
rt = zQUT ofpulse generator (typically 50X)
6/11
When the Nth decoded output is reached (Nth
clock pulse) the S-R flip-flop (constructed from two
NOR gates of the HCF4001B) generates a reset
pulse which clears the HCF4017B to its zero
count, At this time, if the N,h decoded output is
greaterthan orequal to6, the C0UT line goes high
to clock the next HCF4017B counter section, The
"0" decoded output also goes high at this time.
Coincidence of the clock low and decoded "0"
output high resets the S-R flip-flop to enable the
HCF4017B. If the Nth decoded output is less than
6, the COUT line will not go high and, therefore,
cannot be used. In this case "0" decoded output








































WAVEFORM 2 : MINIMUM SETUP TIME (CLOCK INHIBIT TO CLOCK) (f=1MHz; 50% duty cycle)
*t7 7/11
HCF4017B

















WAVEFORM 4 : MINIMUM SETUPTIME (CLOCK TO CLOCK INHIBIT) (f=1MHz; 50%dutycycle)
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HCF4017B
Plastic DIP-16 (0.25) MECHANICAL DATA
DIM.
mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
a1 0.51 0.020

















MIN. TYP MAX. MIN. TYP. MAX.
A 1.75 0.068
a1 0.1 0.2 0.003
0.007
a2 1.65 0.064
b 0.35 0.46 0.013 0.018




D 9.8 10 0.385 0.393
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 8.89 0.350
F 3.8 4.0 0.149 0.157
G 4.6 .5.3 0.181
0.208
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1. I-packagedesign owingto adoption of OPIC
2. Compact
(Volume : About I/8 compared with GP1U58X)





Absolute Maximum Ratings (Ta=25°C)
Parameter Symbol Rating Unit
Supply voltage Vcc Oto 6.0 V
"'Operating temperature Tnpr - 10 to +60 °C
Storage temperature •u -20 to +70 °C
'-Soldering temperature Tsi,i 260 "C
No dew eutiilcnsiition is allowed.







Sensors with 1-Package Design
of Remote Control Detecting
Functions owing to OPIC
• Outline Dimensions (Unit: mm)
IS1U60
3.5 3.5 ^




























r - Oto 15"
*r
a
B (V \ o D
_U






* Tolerance : ± 0.2
• "OPIC" (Opiitul IC) is i)trudcinark of the SI IARP Ci)rporaiion.
AnOPIC eunsistsof a Ughi-detecting clementand signal-processing circuit
intcgralcd unlu n single chip.
Parameter Symbol Recommendedoperatingconditions Unit
Operating supply voltage Vcc 4.7 to 5.3 V
'• In the absence of confirmalior by device specification sheets, SHARP lakes no responsibility tor any defects thai occur in equipment using any of SHARP'S devices, shown in catalogs,
data books, etc. Contacl SHARP in order lo obtain the latest version of the device specification shaets before using any SHARP'S device."
SHARP IS1U60/IS1U60L
I Electrical Characteristics {Ta=25'C, VCc=+5V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Dissipation current Ice No input light - 2.8 4.5 mA
High level output voltage Voir *3, Output terminal OPEN Va- 0-2 - - V
Low level output voltage Vol *3 *4 - 0.45 0.6 V
High level pulse width T, *3 400 800 ns
Low level pulse width T: 400 - 800 ns
B.P.F. center frequency fo - 38 - kHz
Linear ultimate distance L g,r = 0\Ee< 10 lx 5.0 - - m
Linear ultimate distance Li g =±30'(r =0°)
r =+ 15"fg = 0°)Ec< 10 lx 3.0 - - m
.1The lmrsl wnvo as shown in the following figure shall b« transmitted.







fo= 38kHz, Duty 50%
*








sing the transmitter shown in Fig. I, the output signal of the tight delecting unit is good enough to meet the following items in the standard optical system in Fig. 2.
•) Linear reception distance characteristics
When L=0.2 to 5 in, Ec < 10 Ix ( *4) and g =0' in Fig. 2, the output signal shall meet the electrical characteristics inthe attached list.
!) Sensitivity angle reception distance characteristics
When L-0.2 to 3 m, Ee < 10 Ix (*4} and g<= 30 ° in the direction Xand r -0' inthe direction YinFig. 2,
the output signal shall meet the electrical characteristics in the attached list Further, the electrical characteristics shall be met
when L=0.2 to5 m. Ec< 10 Ix (*4) and g -0° inthe direction Xand r<= 15' inthe direction Y.










:i theabove figure, the transmitter should beset so thattheoutput Vout can be40mV(>.|>,
lowever, the PD49PI to be usedhere should be of the short-circuit current ISc=2.6n AatEv=l00 Ix.




detector face illuminance : Ee
Transmitter
Fig. 2 Standard optica! system
SHARP IS1U60/IS1U60L
IS1U60/IS1U60L Sensors with 1-Package Designof Remote Control Detecting
Functions owing to OPIC
• Features
1. 1-package design owing to adoption of OPIC
2. Compact
(Volume : About 1/8compared with GP1U58X)





Outline Dimensions (Unit: mm)
IS1U60
Tolerance: ± 0.2













Parameter Symbol Rating Unit
Supply voltage Vcc Oto 6.0 V
''Operating temperature Xopr -10 to +60 'C
Storage temperature Tsig -20 to+70 •c




n 0= Oto 15"
*1 No dew condensation is allowed.













" "OPIC" (Optical IC) is a trademark of the SHARP Corporation.
An OPIC consists ofa light-detecting clement and signal-processing circuit
integrated onto a single chip.
Recommended Operating Conditions
Parameter Symbol Recommendedoperatingconditions Unit
Operating supply voltage Vcc 4.7 to 5.3 V
" In tho absence ofconfirmation bydevice specification stoats, SHARP takes noresponsibility for any defects that occur inequipment using any ofSHARP'S davices, shown In catalogs,
data books, ate. Contact SHARP in order toobtain tho latest version ofthe device specification sheets before using any SHARP'S device."
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SHARP IS1U60/IS1U60L
• Electrical Characteristics (Ta=25°C,VCc=+5V)
Parameter Symbol Conditions MIN. TYP. MAX. Unit
Dissipation current Ice No input light - 2.8 4.5 mA
High level output voltage Voh *3, Output terminal OPEN Vcc- 0.2 - - V
Low level output voltage Vol *3, *4 - 0.45 0.6 V
High level pulse width T, *3 400 - 800 Lis
Low level pulse width T2 400 - 800 LIS
B.P.F. center frequency fo - 38 - kHz
Linear ultimate distance L ib,9= 0\E,< 10 lx 5.0 - - m
Linear ultimate distance L,
<ji =±30'(9 = 0')
9 = ±15'(ft = 0')Ee< 10 lx 3.0 - -
m
*3 The burst wave as shown in the following figure shall be transmitted.
*4 Pull-upresistance : 2.2kll






fo= 38kHz, Duty 50%
H>hH>hH^HS









Using thetransmitter shown inFig. 1,theoutput signal ofthelight detecting unit isgood enough tomeet thefollowing items inthestandard optical system inFig, 2,
(1) Linear reception distance characteristics
WhenL=0.2to 5 m,Ee < 10 lx (*4) and <b =0° in Fig. 2, the outputsignalshallmeet the electrical characteristics in the attachedlist.
(2) Sensitivity angle reception distance characteristics
WhenL=0.2to 3 m,Ee < 10Ix{*4) and <b<= 30 ' in the directionX and 9 -0' in the direction Y in Fig. 2,
the outputsignalshall meet the electrical characteristics in the attachedlist Further, the electricalcharacteristics shall be met
when L=0.2 to 5 m, Ee < 10 lx (*4) and <b =0' in the direction X and 6<= 15' in the direction Y.











In the above figure, the transmitter should be set so that the output Voutcanbe40mVp.p.
However, the PD49Pito be used here should be of the short-circuit current Isc=2.6 \i. A atEv=100 lx.






detector face illuminance : Ee
ZJVout)
Fig. 2 Standard optical system
SHARP
Fig. 1 B.P.F. Frequency Characteristics (TYP.)
H
20 30 40 50
Carrier frequency (kHz)
60
Fig. 3 Sensitivity Angle (Direction Y)
Characteristics (TYP.) for Reference





f X Vft \ B





Fig. 5 AEHA (Japan Association ofElectrical Home Appliances)
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Reception distance (m)
IS1U60/IS1U60L
Fig. 2 Sensitivity Angle (Direction X)
Characteristics (TYP.) for Reference





Fig. 4 Relative Reception Distance vs. Ambient
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Unit AEHAcode generating transmitter

















500 600 700 800 900 1000 1100
Wavelength X (nm)
IS1U60/1S1U60L
• Precautions for Operation
(1) Use the light emitting unit (remote control transmitter), inconsideration ofperformance, characteristics, operating conditions of
lightemitting device andthecharacteristics of the lightdetecting unit,
(2) Pay attention toa malfunction ofthe light detecting unit when the surface isstained with dust and refuse.
Care must be taken not to touch the light detector surface.
• Conduct cleaning as follows.
(3) Cleaning
Solvent dip cleanmg : Solvent temperature of45 'C max., dipping time : Within 3 minutes
Ultrasonic cleaning : Elements are affected differently depending onthe size ofcleaning bath, ultrasonic output, time,
size of PWB and mounting method ofelements.
Conduct trial cleaning onactual operating conditions inadvance to make sure thatnoproblem results.
• Use the following solvents only.
Solvents : Ethyl alcohol,methylalcoholor isopropyl alcohol
(4) To avoid the electrostatic breakdown ofIC, handle the unit under the condition ofgrounding with human body, soldering iron, etc.
(5) Do not apply unnecessary force to the terminal.












Ri = 47Q ± 5%
Ci = 47*iF
Advance Technical Data ^Mjh
:'.-. ^•'•ei'^h.-nslV- "P^THfS'lP1":
PerFAST™ IGBT
imized for 10-25 KHz hard






Tj = 25°Cto 150°C











Tc = 25°C (limited by leads)
Tc =110°C










Clamped inductive load @
= 10 a
<600V
cm = 80 A









imum lead temperature for soldering
nm (0.062 in.) from case for 10 s
300 °c







ibol Test Conditions Characteristic Values
(Tj = 25DC, unless otherwise specified)
min. typ- max.
hi










VCE =0V,VGE = ±20V ±100 nA
;at) lc = 30A,VGE=15V Tj = 25°C 1.7 V














G = Gate, C = Collector,
E = Emitter, TAB = Collector
Features
• Medium frequency IGBT
• Square RBSOA
• High current handling capability




• Uninterruptible power supplies (UPS)
• Switched-mode and resonant-mode
power supplies
• AC motor speed control




Test Conditions Characteristic Values
(Tj = 25°C, unless otherwise specified)
mm. typ. max.
= 30A;VCE=10V,
ilse test, t < 300 \is, duty cycle < 2 %
20 36 S
2560 PF










Inductive load, Tj = 25°C 20 ns
\ lc =30A,VGE=15V









Inductive load, T, = 125°C
y lc =30A,VGE =15V















s in inches and mm)








-1 k - 0.118 [3 00]
— 0.215 [5.46]






































HIN MAX MIN MAX
A ,193 ,201 4.90 5,10
Al .106 .114 2.70 2.90
A2 .001 .010 0.02 0.25
b .045 ,057 1.15 1.45
b2 .075 ,083 1.90 2,10
C .016 .026 0.40 0.65
C2 .057 .063 1.45 1.60
D .543 .551 13.80 14,00
D1 .488 .500 12.40 12.70
E .624 .632 15.85 16.05
E1 .524 .535 13.30 13.60
e
.215 BSC 5.45 BSC
H ,736 .752 18.70 19.10
L .094 .106 2.40 2.70
LI .047 ,055 1.20 1.40
L2 .039 .045 1.00 1.15
L3 .010 BSC 0.25 BSC
L4 .150 | .161 3.80 | 4,10
indlGBTsarecovered byone or more
S. patents:
4,835,592 4,881,106 5,017,506 5,049,961 5,187,117 5,486,715 6,306,726B1 6,259,123B1











Fig. 1. Output Characteristics












Fig. 3. Output Characteristics
@ 125 Deg. C
vGE = 15V
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VGE- Volts
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Fig. 2. Bctended Output Characteristics
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Fig. 11. Dependence of Turn-Off
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RG-Ohms
:s the right to change limits, test conditions, and dimensions.
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Fig. 12. Dependence of Turn-Off







T = 12 5°C <
\
T = 25 c <T
15 20 25 30 35 40 45 50 55 60
lc- Amperes
5,049.961 5,187,117 5,486,715 6,306,72881 6,259,123B1 6,306,728B1
5,063,307 5.237,481 5,381,025 6,404,065B1 6,162,665 6,534,343
-1V\/C, - :V" .-••••••* .^.-.•..•*&IXGH-40N60B2*










Fig. 13. Dependence of Turn-Off
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• High Voltage: BC556, VCE0= -65V
• Low Noise: BC559, BC560
• Complement to BC546...BC 550
PNP Epitaxial Silicon Transistor
1 TO-92
1. Collector 2. Base 3. Emitter
Absolute Maximum Ratings Ta=25°C unless otherwise noted





















VEBO Emitter-Base Voltage -5 V
lc Collector Current (DC) -100 mA
Pc Collector Dissipation 500 mW
Tj Junction Temperature 150 °C
TSTG Storage Temperature -65-150 °C
Electrical Characteristics t =25x unless otherwise noted
Symbol Parameter Test Condition Min. Typ. Max. Units
'CBO Collector Cut-off Current VCB= -30V, lE=0 -15 nA
hFE DC Current Gain VCE= -5V, lc=2mA 110 800
VCE
(sat)




















h Current Gain Bandwidth Product VCE= -5V, lc= -10mA, f=10MHz 150 MHz
Cob Output Capacitance VCB=-10V, lE=0,f=1MHz 6 PF




VCE= -5V, lc= -200uA
f=1KHz, RG=2K£i















Classification A B C
hFE 110-220 200-450 420 - 800





















a ~ -250 fA
^^la = -200 UK
h - -50 /lA
•
'
•Z -4 * •* -10 -13 -14 -IB -1» JO
VceM. collector-emitter voltage
Figure 1. Static Characteristic









Figure 5. Collector Output Capacitance
©2000 Falrchlld Semiconductor International
O 1«W
Vcs = -5V -
ymA], COLLECTOR CURRENT
Figure 2. DC current Gain
Vce = -5V
Vbe[VJ.BASE-EMITTER VOLTAGE




Figure 6. Current Gain Bandwidth Product



























n <*« +0-10U. Jo -0.05
Dimensions in Millimeters



















The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is



























FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
INTERNATIONAL.
As used herein:
1. Lifesupport devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
Datasheet Identification Product Status Definition
Advance Information Formative or In
Design
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary First Production This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete Not In Production This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
©2000 Fairchild Semiconductor International
PEAIROHIL.O








NPN General Purpose Amplifier
This device is designed for use as general purpose amplifiers
and switches requiring collector currents to 300 mA; Sourced from
Process 10. See PN100A for characteristics.
Absolute Maximum Ratings4 TA = 25°C unless otherwise noted
Symbol Parameter Value Units
VCEO Collector-Emitter Voltage 30 V
VCES Collector-Base Voltage 30 V
Vebo Emitter-Base Voltage 5.0 V
lc Collector Current - Continuous 500 mA
Tj, Tstg Operating and Storage Junction Temperature Range -55 to+150 °C
These ratingsare limiting valuesabovewhich the serviceabilily ofanysemiconductor devicemay be impaired.
NOTES:
1) These ratings are based on a maximumjunctiontemperature of 150 degrees C
2) These are steady state Irmits. The factoryshould be consulted on applications involving pulsed or lowduty cycle operations.
Thermal Characteristics TA = 25°C unless otherwise noted
Symbol Characteristic Max Units
BC548/A/B/C






Rojc Thermal Resistance, Junction to Case 83.3 °C/W
RejA Thermal Resistance, Junction to Ambient 200 °C/W





















NPN General Purpose Amplifier
(continued)
Electrical Characteristics ta= 25°C unless otherwise noted
Symbol Parameter Test Conditions Min Max Units
OFF CHARACTERISTICS
V(BR)CEO Collector-Emitter Breakdown Voltage lc = 10mA, iB= 0 30 V
V(BR)CBO Collector-Base Breakdown Voltage lc = 10uA, lE= 0 30 V
V(BR)CES Collector-Base Breakdown Voltage lc = 10uA, lE = 0 30 V
V(BR)EBO Emitter-Base Breakdown Voltage !E= 10 |iA, lc = 0 5.0 V
'CBO Collector Cutoff Current Vcb = 30V, lE = 0


















VcE(sat) Collector-Emitter Saturation Voltage lc = 10 mA, lB= 0.5 mA





VnE(on) Base-Emitter On Voltage VCE = 5.0 V, lc = 2.0 mA






hfe Small-Signal Current Gain lc = 2.0 mA, Vcs = 5.0 V,
f= 1.0 kHz
125 900
NF Noise Figure Vce = 5.0 V, lc = 200 uA,
Rs = 2.0kQ, f= 1.0 kHz,
Bw = 200 Hz
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